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Abstract
Nanoimprint lithography is a low-cost, high-throughput alternative to traditional
serial nanolithography technologies. Here it is explored for application in the op-
toelectronics area. A variant of NIL using a exible polymeric mold, termed \soft
NIL" is used to create and study quantum dot arrays according to two concepts. In
the rst concept, a dense array of nano-sized holes are etched into a blank GaAs sub-
strate. When a thin InAs quantum dot (QD) layer is grown on top, the QDs nucleate
only at the locations of the holes, resulting in an array of site-controlled quantum
dots. This concept shall be called \regrown QDs." In the second concept, soft NIL is
used to pattern an etch mask atop a sample consisting of an InP substrate topped by
an InGaAs quantum well. Anisotropic dry etching is used to etch the sample down
to the InP substrate to form an array of pillars, each containing a QD. For each
concept, the morphology and optical performance are studied, and renements are
pursued to gain ner control over the morphology and brighter luminescence from
the QDs. Finally, a plan is presented for incorporation of each concept into a double
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This work describes a key enabling technology for a wide variety of future optoelec-
tronics and nanotechnology devices: site-controlled quantum dots (SCQDs).
In the past 25 years, quantum dots (QDs) have emerged to power a variety of
novel optoelectronic and nanotechnology devices and products [1, 2]. Looking to the
future, semiconductor quantum dots have been suggested by theoretical works to be
candidates for realization of next-generation lasers [3], photodetectors [4], and other
light- and information-processing devices.
Control of the size and position of QDs incorporated into semiconductor devices,
or a so-called site-controlled quantum dot (SCQD) technology [5], is a necessary
precursor for advanced QD-based devices. A plausible method to create SCQDs
which is widely considered feasible for mass-production has not to date emerged.
This is perhaps the major stumbling block forestalling widespread introduction of
next-generation QD-based optoelectronics.
A technology for SCQD manufacturing for optoelectronics must obey a number of
constraints. First, the technology must be compatible with conventional III-V semi-
conductor materials, crystal growth techniques, and processing methods. This will
ensure that the improved QD-based devices can be produced with existing capital
facilities and can be integrated with existing optical networking hardware. Second,
the produced QD arrays must meet quantitative standards, including high areal
density and high optical eciency, that make them suitable for optoelectronic appli-
cations. Third, and most importantly, the technology must be manufacturable: that
is, feasible to achieve high throughput and low cost per device. Traditional cost and
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throughput bottlenecks for nanoscale manufacturing, such as nanolithography, must
be overcome or avoided.
This thesis will explore two pathways to a SCQD technology which meet all
of these constraints. The two pathways are sketched out in Figures 1.1 and 1.2,
which give a general idea of each. The two pathways will be called \pillar QD" and
simply \regrown QDs." Figure 1.1 shows the regrown QD pathway while Figure 1.2
shows the pillar QDs approach. Briey, in the pillar QD pathway soft nanoimprint
lithography (soft NIL) is used to create an array of metal dots on the surface of
a substrate containing a shallow quantum well (QW). The metal dots are used as
an etching mask to etch the substrate into pillars. The lateral connement added
by the etching converts the QW into an array of QDs; in the nal step molecular
beam epitaxy (MBE) regrowth covers the pillars and planarizes the surface. In the
regrown QD pathway, soft NIL is used to pattern a blank substrate with an array
of nanopores. The patterned substrate is loaded into the MBE system and QDs
are grown; the process is designed to force nucleation of QDs inside the nanopores,
leading to a layer of QDs with designed distribution and size. Regrowth of a barrier
material on top furnishes quantum connement to complete the regrown QD array.
The following sections describe in more detail some of the key ideas bearing on these
pathways: QD properties and materials, soft NIL, MBE of QDs, and templated QD
growth. The remainder of this dissertation describes the results achieved and the
proposed plan to use these two novel fabrication pathways to create and evaluate
QD lasers.
1.1 QD Properties and Materials
It is important to understand the general properties of QDs and what is needed for
optoelectronic device applications of QDs.
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Figure 1.1 Sketch of the process for using soft NIL and templated QD regrowth
to make an SCQD array. As the gure shows, starting with a silicon nitride-coated
GaAs substrate, soft NIL is used to produce a patterned photoresist layer on the
substrate. The pattern is transferred to GaAs, the etch mask is stripped, and MBE
regrowth of QDs on the GaAs nanopore array is performed such that the QDs are
located according to the pattern used in soft NIL.
Figure 1.2 Sketch of the process for using soft NIL and etching to make an array
of pillar QDs. As the gure shows, starting with an InP substrate topped with
a shallow QW, soft NIL is used to produce a patterned photoresist layer on the
substrate. Metal lifto is used to produce an inverse pattern of metal dots on the
InP surface. Anisotropic etching is used, with metal dots as an etch mask, to produce
the pillar morphology. MBE overgrowth of the pillars completes the pillar QD array.
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A QD is a nanoscale structure or bit of material less than 100 nm in size in all
dimensions, that provides an energy well for electrons and/or holes compared to the
barriers at the margin of the QD [1]. This results in some quantum connement to
holes and/or electrons located inside.
The consequences of the charge carriers being conned to a quantum-size volume
are complex. The energies of the carriers are governed by quantum mechanics,
which determines that the carriers are constrained to nite energy levels. In contrast
to other nanoscale structures such as quantum wells (QWs) and quantum wires,
carriers inside the QD are conned in all three spatial dimensions. This results in a
completely discretized density of states spectrum that governs the discrete allowed
energy levels that the carriers can occupy [6].
The consequences for optoelectronic devices can be immense. The discretized
density of states (DOS) at an allowed energy level for a dense array of identical QDs
can lead to optical gain far exceeding what is possible for a QW of the same area.
Theoretical work has shown how the strong and narrow density of states for QDs can
result in QD-based lasers with lower threshold currents [3, 7], improved temperature
stability [8, 9] and narrower emission linewidths than today's QW-based technology.
Photodetectors incorporating QDs may provide higher detectivities, lower dark cur-
rents and better normal incidence light detection compared to today's technology for
similar reasons [2, 4]. QDs can also be used for novel devices and improvements to
other devices for information processing, including nonvolatile memories [10], semi-
conductor optical ampliers, and single-photon emitters [11].
For these target applications in information technology, planar processing and
epitaxy using GaAs- and InP-based materials are the best choice. Planar processing
means compatibility with standard semiconductor etching, lithography, and met-
allization, and that the results can be incorporated into standard optoelectronic
packages. GaAs and/or InP-based materials are typically used for three reasons:
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the large body of knowledge about conventional epitaxy technologies for creating
quantum dots and heterostructures in these materials, availability of high-quality
substrates and device recipes, and compatibility with standard optical communica-
tions wavelengths in the near-infrared [12].
1.2 Etched QDs
The necessity that the QD be less than 100 nm in size in all dimensions while
being nearly defect-free to allow for good optical eciency makes fabrication quite
a challenge. The rst method studied for QD fabrication is patterning and etching
through a shallow QW, a \top-down" approach [13, 14]. The result is a QD conned
by semiconductor barrier layers in the up-down dimension and by air in the two
lateral dimensions.
This approach can be used to create quantum dots with unmatched control over
size and positioning of each QD, depending on the precision of the lithography and
etching methods used. Nanolithography and etching technology available today such
as electron beam lithography (EBL) combined with reactive ion etching (RIE) can
be used to write and transfer patterns with features from microns in size down to
even 10 nm. An enormous exibility of size, shape, and material composition can
and has been achieved using this method, with careful process development and the
use of suciently advanced equipment.
There are two major weaknesses of this approach. The rst is that the optical
eciency of QDs produced this way is typically poor. This is caused by both the
defects introduced by the EBL and RIE steps as well as surface states arising from the
air connement of the QDs in the lateral dimensions, which both capture carriers and
lead to nonradiative recombination [15, 16]. The latter can be mitigated by epitaxial
overgrowth with barrier material [17], but not the former. The defects from RIE and
5
EBL are caused by bombardment of the semiconductor materials with high-energy
particles, which is fundamental to the mechanism of these two techniques. Even
after epitaxial overgrowth, the defects and contaminants are buried at the regrowth
interface, where they will capture charge carriers and can ruin the performance of
the optically active material. It is still an open question in the eld as to whether
this processing-related damage can be mitigated enough make useful optoelectronic
devices this way. The question has not been denitively answered because most of
the reseachers moved on years ago due to the bigger problems posed by the second
downside of etched QDs.
The second and most important weakness of etched QDs is that the approach is
not amenable to high-volume manufacturing. The problem is the nanolithography
step needed for generating the pattern of the QDs. The conventional nanolithography
techniques that may be used for patterning sub-100 nm features, such as EBL or
focused ion beam lithography, share the problems of low throughput and high cost
per piece [18]. This is due to the serial nature by which the features are generated in
each of these cases. This problem today is the most important problem that prevents
QDs produced by lithography and etching from being used or much considered for
device applications.
The proposed work describes a novel and thoroughly researched answer that can
sidestep the problems posed by the nanolithography obstacle. The proposal also
describes how a combination of careful process design and sulde passivation may
be enough to mitigate the problem with processing-related damage associated with
etched QDs.
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1.3 Molecular Beam Epitaxy of Self-Assembled
QDs
Later, the second important pathway for creating compound semiconductor QDs
emerged: self-assembled QDs (SAQDs). SAQDs are created instead with a specic
application of molecular beam epitaxy, dispensing with impractical nanofabrication
techniques. Molecular beam epitaxy (MBE) is a highly versatile epitaxial crystal
growth technique useful for creating optoelectronic device structures [19, 20].
MBE is conducted using an ultrahigh vacuum system comprising a growth cham-
ber, substrate holder and heater, eusion cells containing elemental source materials,
and associated supporting and monitoring equipment. The entire system is held in
the ultra high vacuum range, typically 10 10 to 10 9 Torr. In MBE, elemental
source materials such as Ga and As are heated in eusion cells, such that the el-
ements stream from the eusion cells as a molecular beam. The molecular beams
all impinge on the substrate, which is held in place at the center of the chamber,
heated to the desired temperature, and rotated. Fine control over the eusion cell
temperatures and operation of shutters in front of each cell allows for precise control
of the composition and thickness of layers deposited on the substrate. If the right
overall growth conditions are selected, it is possible to epitaxially deposit GaAs and
related lattice-matched as well as lattice-mismatched materials on a GaAs substrate.
MBE equipment used in these experiments includes a solid-source MBE (SSMBE)
system and a gas-source MBE (GSMBE) system. The SSMBE uses a valved As
cracker to deliver As ux to the chamber from a solid As source. The GSMBE
has both As and P species available, which are delivered to the chamber as AsH3
and PH3 gases. All regrown QD experiments are conducted in the SSMBE, as well
as possibly the regrowth step in the pillar QD experiments. All other experiments
concerning the pillar QD pathway are conducted in the GSMBE. The SSMBE also
has available an atomic hydrogen source, which the GSMBE lacks; this gives more
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exibility in designing the desorption step when the SSMBE is used, as we shall see
later. More detailed information has been published elsewhere on both the SSMBE
[21] and GSMBE [22].
MBE heteroepitaxial growth of lattice-matched materials under the proper growth
conditions will result in layer-by-layer two-dimensional growth. Depositing strongly
lattice-mismatched materials much exceeding the critical thickness will result in ma-
terials full of lattice dislocations, which arise in order to accomodate the strain
energy. However, by depositing a few monolayers (ML) of compressively strained
material by MBE, one can enter the Stranski-Krastanow (S-K) growth mode [23]. In
this mode, after one or a few monolayers of 2-D growth, 3-D islanding spontaneously
takes place instead as a way of relieving the strain [24]. This represents the minimum
energy conguration, and relieves much of the strain coherently without forming any
dislocations. If the proper materials are chosen, the \islands" morphology can be ex-
ploited by choosing that the compressively strained material has a smaller bandgap,
creating lateral connement and thus a quantum dot. The structures thus produced
are called self-assembled quantum dots (SAQDs). The canonical (and best studied)
system is InAs deposited on GaAs, which has a lattice mismatch of 7.3% [25], leading
to compressive strain in the epilayer. The QD is nished by depositing GaAs again
after InAs, to provide the barrier material for lateral connement and connement
from above. This forms a \bottom-up" approach to creating QDs that relies instead
on self-organization.
The qualities of the QD array can be adjusted by changing the growth conditions.
One can change the QD density, size, and composition by adjusting the growth
rate, eusion cell temperatures, total material deposited, arsenic overpressure, and
addition of growth interruptions. Typical characteristics of the InAs QDs grown on
GaAs of the canonical system are size approximately 30 nm on a side, a density of
1010 cm 2, and emission around 1.1 m.
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In any macroscopic optoelectronic device such as a semiconductor laser, an array
of many thousands or millions of QDs will be involved in the laser action. Instead of
the discrete density of states spectrum of an individual QD, what will be important
is the ensemble density of states of the entire array. The DOS of the laser active
region will be composed of the ensemble DOS, which in turn is governed by the size
dispersion of the QD ensemble. In practice, there is size dispersion of tens of percent
in the QD ensemble, leading to an ensemble DOS far from the narrow delta function
shape of the spectrum of a single DOS. The DOS shape is usually indirectly measured
by measuring the photoluminescence (PL) spectrum of the QD ensemble. Typical
growth conditions result for the canonical system in a full-width at half-maximum
(FWHM) of the PL peak of around 50 meV for light emitted at around 1 eV [26].
This technique has produced by far the best QD optoelectronic devices to date.
Operating QD-based lasers, photodetectors, optical ampliers, and other devices
have been demonstrated [27{29]. However, the results have been found to be far
worse than those predicted from theory and turn out to be similar to the previous
generation QW technology. The reason has been traced to inhomogeneous broaden-
ing of the optical gain of the QD ensemble, caused by inhomogeneous size distribution
of the QDs.
Since the discovery of S-K mode QDs, intense eort has gone into nding ways
to adjust and control the emission wavelength, areal density, size, areal distrubtion
of the ensemble and location of individual QDs, and magnitude of the optical gain.
The QD composition (and thus ensemble peak emission wavelength), areal ensemble
density, QD size, and to some degree the inhomogeneous broadening of the ensemble
emission wavelength can be changed by adjusting the various growth conditions.
For greater control of the QD optical and physical properties, it appears another
approach will be needed.
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1.4 Fabrication of Site-Controlled QDs by
Electron Beam Lithography
One area of investigation is to improve control over the areal distribution of QD
arrays, using so-called site-controlled QDs (SCQDs). This is pursued most often by
prepatterning or pretexturing of the substrate before epitaxial growth of the QD
layers. Patterning of the substrate with features at 100 nm or below can result in
predictable locations of the QDs after epitaxial growth of the QDs.
Typically, holes or other features are etched into the substrate, providing a loca-
tion where a QD will experience lower surface energy. By careful process design, the
QDs will preferentially locate at the holes, so the location of the QDs can be explic-
itly designed. This is in contrast to epitaxial growth of SAQDs on an unpatterned
substrate: in this usual case, a stochastic process governs the areal distribution of
QDs, and there is no plausible way to achieve QDs with explicitly designed locations
through adjustment of growth conditions alone.
Several investigations have been done using QD growth on prepatterned sub-
strates. Many researchers have achieved site-controlled QDs using this approach
[30{33].
Two challenges remain to integration of SCQD layers into useful devices: those
relating to manufacturability, and optical quality. The manufacturability issue re-
lates to the disadvantages introduced by the prepatterning process. Namely, there
are few options for patterning the substrate at the feature sizes needed (sub-100 nm)
that have the throughput or cost-per-piece needed for them to be part of a high-
volume manufacturing process. The most common technology used for patterning
features in a manufacturing environment of moderate volume is electron beam lithog-
raphy. Electron beam lithography is very exible and precise, but unfortunately is
not considered a candidate for present or future high-volume manufacturing because
of its serial nature and its high costs. This is the technology used in nearly all prior
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demonstrations of SCQDs, which means that all prior SCQD results will remain con-
ned to the laboratory for the time being because of the limitations of the patterning
technology.
The second challenge is that of optical quality. The process of patterning the
substrate is typically done using an organic masking layer (resist) followed by reactive
ion etching (RIE) [34{37]. RIE involves bombardment of the substrate with ions
of moderate energy. RIE typically causes damage to the material: dislocations,
implantation of the bombarding species, and other contamination and damage to
the semiconductor crystal. Studies have shown that, if great care is not taken, this
typically causes decreased optical and electrical performance of material etched using
RIE. This leaves a damaged etched surface upon which the SCQDs directly sit, which
will probably seriously degrade optical performance of the SCQD ensemble; and
indeed it is for this reason that neither strong luminescence nor good optoelectronic
devices have yet been reported using SCQDs made in this way.
1.5 Nanoimprint Lithography
Nanoimprint lithography [38] is a family of parallel lithography methods that has
been around for decades in one form or another [39]. Interest began in the 1990s in
using it for replication of nano-scale features [40] and it is still being investigated and
extended today for a wide variety of applications. Nanoimprint lithography (NIL)
in the most general sense is transferring a pattern from a mold to a sample by using
the mold to physically deform the sample or an imaging layer on the sample. In
application to electronics and semiconductor materials, both the mold and sample
are planar. Very many variations of NIL have been developed even for just electronics
applications, but three will be reviewed here that are most important to the proposed
soft NIL technique.
The earliest form of NIL heavily investigated for semiconductor applications was
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so-called hot embossing [41, 42]. In this technique, the sample, typically a silicon
piece, is coated with a thin lm of polymer. The polymer is chosen so that it is
mechanically stable at room temperature, but so that it has a relatively low glass
transition temperature, say <300 C. The mold is typically a patterned silicon wafer,
with the surface treated to prevent the polymer from sticking to it. When the
imprinting is performed, the mold and sample are placed into contact. Then heat
and pressure are applied, and optionally, the atmosphere may be evacuated to avoid
air bubbles. The heat causes the polymer to soften and ll the voids in the mold
pattern. Finally, the heat and pressure are removed, and the mold and sample are
separated, and now the polymer on the sample is in a shape that is a replica of the
pattern on the mold. In later processing steps, the patterned polymer can be used as
a mask for etching the substrate or depositing other layers on top. This technique is
low-cost and simple, but it suers from low throughput because of the long thermal
cycling time and the possibility of damaging many substrates with either the heat or
the pressure in the imprinting step. Particular to this research, this means that the
technique is probably incompatible with III-V materials due to their susceptibility
to damage by both heat and pressure.
Secondly, we have ultra-violet NIL (UV-NIL) [43, 44]. This is a range of tech-
niques in which the imaging layer is exposed to ultra-violet light through an ultra-
violet-transparent mold in order to set the pattern. In this technique, the sample is
coated with an imaging layer that consists of an ultra-violet sensitive polymer. The
polymer may be similar to or the same as photoresists used in photolithography, but
must be of low viscosity to facilitate the imprinting step. To carry out the imprint-
ing, the sample and mold are rst brought into intimate contact. Then the imaging
layer is exposed through the mold and the mold and sample are separated. The ma-
terials are designed so that no heat and sometimes very little pressure are required
for the imaging layer to ll all of the voids in the mold. Also, the system is designed
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so that the imaging layer adheres strongly to the sample but is reluctant to stick to
the mold. Advantages of this technique include high throughput, high resolution,
compatibility with some more fragile samples, and facile alignment with other layers.
Because of this strong set of advantages, this is the one of the NIL technologies that
has been developed the farthest and has been commercialized on the largest scale.
Several companies are selling NIL systems for niche electronics applications such as
hard disk manufacturing and light emitting diode fabrication, as well as for top-end
Si CMOS processing. The technology of the commercial systems is often classied
as a subset of UV-NIL called step-and-ash imprint lithography (S-FIL)[45]. For
S-FIL only a mold containing the pattern of only one die is used, and a stepper-type
imprinting machine is used to expose many areas across the wafer sequentially, in
the same fashion as most production optical lithography. The main disadvantages of
this technique are the high mechanical sophistication required of the imprinting ma-
chine (which raises up-front costs), and unanswered questions about whether defects
may be generated by the imprinting pressure in the most fragile of optoelectronics
substrates such as InP.
Finally, recently there has been a lot of interest in a broad range of techniques
known collectively as soft lithography [46, 47]. Ultra-violet light exposure in general
is not used in soft lithography. The key factor distinguishing soft lithography is
that the mold is a exible polymeric elastomer. The fact that the mold is exible
eliminates a lot of constraints on the morphology of the sample and mold, and
makes the step of contacting the mold to the substrate much less critical. For
most soft lithography techniques, adequate contact can be attained by placing mold
atop sample by hand. It turns out that the relaxing of these constraints has also
relaxed the constraints on what type of imaging layer is required. The technique
has been used to imprint polymeric resist layers, and also has been used to pattern
a variety of substances onto the sample in the fashion of \inks." The \ink" is
13
coated onto the mold and when the mold is contacted to the sample, the ink is
transferred to the sample according to the pattern. In this fashion, substances as
diverse as proteins [48], self-assembled monolayers [49] and nanoparticles [50] have
been patterned onto a sample using soft lithography. Advantages of this technique
include rock-bottom cost and ultimate compatibility with a wide variety of substrates
and imaging layers because of the lack of heat, pressure vacuum and ultra-violet
light present in other NIL techniques. Soft lithography has been little considered for
electronics applications, but for these its main disadvantage would be that multi-
layer alignment is very dicult because the exibility of the mold makes a tiny
amount of run-to-run variation inevitable, which can build up to intolerable levels
over the size of an entire die.
1.6 Other Procedures
Atomic force microscope (AFM) measurements are made using a Dimension 3000
or 3100 AFM. Etched silicon probes are used in Tapping Mode. Scanning electron
microscope (SEM) images are collected using a Hitachi S-4700 or S-4800 SEM.
Photoluminescence measurements are conducted in a custom-built setup. The
excitation source is a frequency doubled Nd:YAG laser operating at 532 nm with
about 50 mW optical power. The excitation light is conducted to the sample, which
is mounted on a cryostat; the sample can be held either at room temperature or at
77 K. The emitted light is collected by a lens and fed into a spectrometer. The light is
detected by a liquid nitrogen-cooled Ge photodiode for measurements on InP-based
samples. Luminescence is detected by a photomultiplier tube for measurements on







2.1 Soft Nanoimprint Lithography and Pattern
Transfer
Soft NIL is used in these experiments to transfer a two-dimensional grid pattern to
photoresist atop III-V substrates. The pattern used in both pillar QD and regrown
QD pathways is the same, but the processing after the lithography step to transfer
the pattern is dierent, as detailed in the subsections below.
\Soft NIL" is a term coined to describe the technique for patterning semiconduc-
tor substrates that was developed as a part of this work [51]. The term attempts
to capture the marriage of soft lithography, i.e. the use of a exible PDMS mold,
with an application and process design more closely resembling work on UV-NIL. In
essence, the technique used here is similar to what is described in much of the liter-
ature on UV-NIL, but with a soft mold instead, hence the name \soft lithography."
The pattern used in all experiments is a 2-D grid of holes which is replicated
from a silicon master, as diagrammed in Figure 2.1. The holes are square-shaped
and 100 nm on a side. The holes are in a square arrangement and the pitch is 200
nm. The original pattern to be replicated exists on a silicon \master." The master is
one quarter of a 4 in wafer of silicon, one side of which is patterned and also coated
with an anti-stick layer. The master was purchased from Nanonex Corporation,
Monmouth Junction, NJ. The pattern was originally generated using interference
lithography.
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Figure 2.1 Sketch of the master used in all experiments. The pattern is a square
array of holes in silicon etched 70 nm deep. The holes are square and 100 nm on a
side, on a pitch of 200 nm. The pattern extends over one side of one quarter of a
4 in wafer.
Figure 2.2 shows an overview of the soft NIL process by which the pattern from
the master is replicated in a layer of photoresist on a planar sample. Following is a
detailed accounting of the steps involved:
To prepare a substrate for soft NIL, adding a thin layer of silicon nitride is
necessary rst. In this study, substrates were epi-ready GaAs and InP wafers two
or three inches in diameter. Immediately after unpacking the substrates, between
10 and 25 nm of silicon nitride is deposited using plasma-enhanced chemical vapor
deposition (PECVD). The purpose of this layer is to facilitate removal of the imprint
photoresist later on. The photoresist used in this study cannot be removed by any
known wet chemical that will not also react with the GaAs or InP substrate. RIE can
be used, but should be avoided in order not to damage the semiconductor surface.
Therefore the silicon nitride layer is added to facilitate removal of the photoresist by
lifto. A phosphoric acid-based solution can be used to completely etch the silicon
nitride while only minimally etching GaAs or InP. The interlayer silicon nitride
also sidesteps most questions about whether the photoresist can contaminate the
semiconductor surface by completely preventing contact between the photoresist
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Figure 2.2 Sketch of the soft NIL procedure. As shown, rst the pattern on the
master is replicated on a PDMS mold, by pouring liquid PDMS on the master,
curing the PDMS, and peeling away the mold. Then photoresist is spun on the
substrate to be imprinted, the mold is brought into contact with the photoresist,
and the photoresist is cured using ultraviolet light. A breakthrough etch using RIE
through the residual layer and silicon nitride completes the procedure.
and semiconductor.
The rst step is to coat the master with polydimethylsiloxane (PDMS) which
will form the mold. A bottom layer of \hard PDMS" is spin-coated rst and then a
layer of \soft PDMS" is poured on top, following exactly work published by others
[52]. The hard PDMS will hold the pattern information while the soft PDMS acts
as a handle and protects the hard PDMS from cracking. Then the PDMS/master is
placed in an oven at 100 C for 48 h in order to cure the PDMS. Then the PDMS
is cut and peeled away from the master, and the PDMS mold is ready to use for
imprinting.
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In the rst part of the imprinting step, the sample is cleaned with acetone and
isopropyl alcohol (IPA), and blown dry with dry N2. Then it is loaded into a spin
coater. A small amount of photoresist is dispensed onto the sample and the spin
coater is immediately energized with settings of speed 4000 rpm, time 30 s and ac-
celeration approximately 3000 rpm/s. After spin coating, the sample is immediately
removed and, using tweezers, the PDMS mold is approximately aligned with the
sample and lowered until it is resting on the sample. To achieve intimate contact,
the tweezers are used to press the mold onto the substrate. Very little pressure is
used; the idea is only to get all areas of the mold to touch the photoresist. Once the
mold touches the photoresist, capillary action sucks the photoresist into the mold
in that area and all voids of the mold are lled. Next, the sample and mold are
carefully loaded together into a contact aligner or other exposure tool and they are
exposed at a UV dose of approximately 1 J. The PDMS is then peeled from the
sample to complete the imprinting step. After the mold is cleaned in acetone and
IPA and blown dry with dry N2, the PDMS mold is ready to be used again. It may
be used dozens of times before it needs to be replaced.
At this point the pattern is xed into the photoresist layer, but a \residual
layer" of photoresist remains on the substrate at the locations of the nanopores.
To facilitate pattern transfer, a standard process is required to remove this residual
layer while leaving the rest of the photoresist layer intact. A short RIE step designed
to etch photoresist in an anisotropic fashion is used to remove the residual layer.
For simplicity, in the same RIE step, an etching process is added to remove the
silicon nitride layer at the locations of the nanopores. The RIE step is termed the
breakthrough etch. The standard process is 40 s RIE using oxygen gas, followed
by 120 s RIE using CHF3. In both RIE processes, the pressure is set to 10 mTorr,
the gas ow to 10 sccm and the radio-frequency (RF) power to 150 W. Experiments
conrm the bulk of the photoresist is virtually unaected while the residual layer
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and underlying silicon nitride is completely removed by this process.
Advantages of this soft lithography technique are rock bottom costs for materials
and tools and high throughput, combined with the ability to accurately reproduce
features smaller than 100 nm. Chief disadvantages are great limitations on multi-
layer alignment, and problems replicating patterns that combine large (>1000 nm)
features with small features. These qualities make soft NIL a perfect t for this
application, and many others in optoelectronics. The disadvantages are no limitation
at all in pursuing QD lasers using the approach in this proposal.
Now we have a resilient photoresist mask with the unmasked areas free of pho-
toresist all the way down to the substrate. Now the process steps diverge depending
on whether we are processing a sample for regrown QDs or pillar QDs.
2.2 Processing for Regrown QDs
2.2.1 Discussion
In order to create a template for regrown QDs, a GaAs substrate is chosen. It
is subjected to the entire soft lithography process. From here it is very simple to
convert the sample to a template for QD regrowth. All that is needed is to etch
GaAs nanopores, and then strip the masking materials.
For the etching step, a wet etching process is chosen over RIE to avoid damage
and contamination to what will be the regrowth interface. Wet etching is always more
isotropic, but fortunately an isotropic etch will suce here. The nanopore prole
will depend quite a bit on the wet chemistry that is selected; typically dierent
crystal directions/planes of the compound semiconductor will be etched at dierent
speeds by any given chemical. An HCl-based wet etching solution that is easy to
use and is known to be fairly isotropic is selected. The sample is dipped in the 1:1:9
HCl:H2O2:H2O solution for 10 s, rinsed for 30 s in deionized water and blown dry
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with dry nitrogen to complete the etching step.
To strip the masking materials, the sample is dipped in a proprietary phosphoric
acid-based solution for 10 s, rinsed in deionized water for 30 s and blown dry with
dry nitrogen. The solution etches away all of the silicon nitride layer, removing the
photoresist as well by lifto. The GaAs substrate morphology is aected little, if at
all.
2.2.2 Results
Figure 2.3 shows AFM images that summarize what the base process can do. The
left image shows the master, the right image shows the photoresist morphology
immediately after soft NIL, and the right image shows GaAs nanopores array after
processing is completed. Clearly the process replicates on GaAs the morphology of
the master very accurately, particularly in the lateral plane. The depth of the pattern
can of course be tuned by changing the wet etching time to match the master, or
not, as desired.
Figure 2.3 AFM data showing the surface morphology of the master surface, pho-
toresist surface before breakthrough etch, and pattern replicated onto GaAs after
the process is completed and all masking materials are stripped. Each image shows
an area of 1 x 1 m.
Selecting the right wet etching process is important. The hole depth is controlled
by the wet etching time, but changing the wet etch chemistry can dramatically
20
aect the lateral nanopore size and nanopore shape. A substitutue wet etching
chemistry is selected for comparison to the HCl-based chemistry used in the be-
ginning. The etch chemistry is based on ammonium hydroxide: the mixture is
1:1:790 NH4OH:H2O2:H2O. Though the mixture is harder to use, the slower etch
rate promises greater repeatability of the process. Figure 2.4 shows a comparison
between the HCl-based chemistry (10 s etch time) and the NH4OH-based chemistry
(60 s and 120 s etch times). First of all, indeed the etching rate of the latter is much
slower than the former, and of a time scale that can be controlled more precisely by
the operator. At 60 s etching time for the NH4OH-based etch, there is an obvious
preference for one crystal direction over the other; but at 120 s etching time this
eect diminishes enough to no longer be a problem. Also, there is a bonus: from
inspection, the size and shape of the nanopores is more consistent when using the
NH4OH-based etch. The NH4OH-based etch with 120 s etching time is substituted
as part of the base process.
Figure 2.4 AFM images for a comparison of the HCl-based etch used for GaAs
etching at rst with the NH4OH-based etch that was tried. The NH4OH-based etch
when used for 120 s creates GaAs nanopores of a more uniform and symmetrical
shape, and is adopted as part of the base process.
Having uniformly sized nanopores across the array is very important for the
purpose of trying to grow uniformly sized SCQDs. It is important to quantitatively
study the hole uniformity and nd out the source of any variation. Figure 2.5 shows
AFM scans of the master and a GaAs nanopore array fabricated using the base
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process, in parts (a) and (b), respectively. The data in these two AFM scans is used
to construct a histogram of the measured area for each nanopore, for both the master
and the GaAs nanopore array. Each histogram is constructed using measurements
over about 90 nanopores, and the measurements of nanopore area are automated,
using Digital Instruments' NanoScope software. Figure 2.6 shows both histograms,
with the data for the master in part (a) and the data for the GaAs nanopore array in
part (b). It appears that the distribution of the nanopore sizes is shaped about the
same for the master and GaAs nanopore array, and appears Gaussian. Calculations
give a mean of 8177 nm2 and standard deviation of 604 nm2 for the master; the
GaAs nanopore array has a mean of 9529 nm2 and standard deviation of 550 nm2.
As a fraction of the mean, the standard deviation is about 7 percent for the master,
6 percent for the GaAs nanopore array. In other words, the nanopore area variation
of the master and of the replicated nanopore are comparable. We conclude that
the variation that is seen in the GaAs nanopore array is unlikely to arise during
processsing; it is likely that the process merely replicates the variation on the master
with high delity. In other words, to improve the uniformity of the GaAs nanopore
arrays, buying a better master pattern is the thing to do. It seems that the soft NIL
and pattern transfer processes are already optimal.
Next we shall see how much it is possible to control the size of the nanopores in
GaAs, and in particular reduce the size of the nanopores so they more closely match
the size of the QDs. Certainly the lateral size can be varied by changing the wet
etching time, but this will also aect the etching depth, a parameter we would prefer
to hold steady. However, a small amount of variation can be achieved by changing
the process time of the silicon nitride portion of the breakthrough etch. This step
is designed to over-etch the silicon nitride layer to ensure it is all gone, so we have
some space to decrease the etch time. Figure 2.7 shows what happens as the etching
time is varied. From the data we see that varying the silicon nitride etch time can
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Figure 2.5 Part (a) shows an AFM image of the master surface. Part (b) shows an
AFM image of a GaAs nanopore array produced using the base process. Each image
is 1 m on a side.
Figure 2.6 Histograms showing the distribution of hole area over a small area of the
master and GaAs nanopore arrays. Part (a) shows the data from the master and
part (b) shows data on the replicated GaAs nanopore array.
change the nanopore size by about 7 percent. The silicon nitride etching time of 60
s is adopted to select the minimum nanopore size we can tune to.
At this point we have a GaAs substrate covered with a nanopore array, ready for
the cleaning process and loading into the MBE chamber.
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Figure 2.7 Comparison using AFM images to show what eect the silicon nitride-
directed portion of the breakthrough etch has on nanopore size. Etching time of 30
s is not long enough to etch through the silicon nitride. However, etch time of 60 s
is able to produce nanopores about 7 percent smaller compared to etch time of 90 s.
2.3 Regrowth of Regrown QDs
2.3.1 Cleaning process
The handling and cleaning of the GaAs nanopore templates prior to regrowth is
critical and is a key part of this work.
The GaAs nanopore templates should be largely free of processing-related damage
and contamination because of the careful process design. Primarily, this refers to
design such that the organic photoresist as a liquid never contacts the semiconductor,
and judicious and sparing use of plasma processing. Plasma processing is used little,
only in the steps of PECVD of silicon nitride and RIE breakthrough etch. And at the
locations of the nanopores, this GaAs surface that was exposed to plasma processing
is removed later by wet etching. Presumably this wet etching step will remove most
of any damaged GaAs and thus leave us with little concern over processing-related
damage.
However, before any regrowth step the cleaning process prior to loading into
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the MBE chamber is very important. Here it is far more important because of the
possibility of only a very thin buer layer. For traditional device layer structures, a
buer layer of around 1 m or even more is the rst layer in the growth program. The
layer is typically homoepitaxial, i.e. of the same composition as the substrate, and is
intended to allow the crystal to \recover" from unavoidable defects or contamination
on the surface. By growing a thick homoepitaxial layer rst, defects of whatever kind
that were caused at the start of the MBE step can be buried and a pristine growth
interface restored before the layers actually important to the operation of the device
are begun.
An additional constraint and departure from standard practice is likely to be nec-
essary in the desorption step. Usual MBE practice is that the rst step after loading
the sample into the chamber, i.e. even prior to MBE growth, is thermal desorption
of the native oxide. In this step the sample is heated to several hundred degrees
centigrade, precise temperature depending on the material, for perhaps 30 min.
The time and temperature are sucient for substantially all of the passivated native
oxide to be desorbed. The desorption also fullls a role in cleaning the surface, as
many carbon-containing contaminants and other contaminants on the sample sur-
face are also persuaded to desorb with the passivated oxides under these conditions.
Finally, the desorption step helps restore the crystal surface by encouraging move-
ment and rearrangement of adatoms on the surface; the adatoms will prefer to settle
into the lowest-energy positions at the locations where they belong in the zincblende
crystal, and so some disorder left by the surface oxide is \healed out." However, it
is precisely in this \healing out" of damage where problems may arise in our case.
The standard thermal desorption used in the SSMBE chamber is designed for planar
GaAs, and experiments indicate that planar GaAs substrates remain planar after a
thermal desorption step. In the case of GaAs nanopore arrays, the distances adatoms
move about on the surface may be comparable to the size of the features, 100 nm;
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perhaps the nanopores will be \healed out" if a standard thermal desorption step is
used.
The regrowth step begins with chemical cleaning. Early experiments and consul-
tation of the literature led us to settle on the following chemical cleaning steps. First
the sample is cleaned in an oxygen plasma (\descum") for 3 min with RF power of
300 W. Then the GaAs piece is soaked, with ultrasonic agitation, sequentially in
acetone, methanol, and nally isopropyl alcohol. The cleaning time in each solvent
is 60 s, and the sample is blown dry in dry N2 after this sequence. Then the sample
is dipped in concentrated HCl for 30 s, and rinsed under running deionized water for
30 s. Finally the sample is blown dry and the wet chemical clean is nished. Now it
is immediately attached to a sample holder and loaded into the MBE system. The
dierent chemicals have dierent purposes. The descum is designed to get rid of any
photoresist left on the sample in any defect areas and get the sample relatively clean
to start with before the ner cleaning steps. The solvents are intended to remove
contamination of an organic nature by dissolving them. The HCl is designed to
remove the native oxide on the GaAs surface along with any contaminants that may
be included in the native oxide layer. The deionized water rinse is designed to cover
the GaAs again with native oxide in a controlled manner. The purity of the water
should help avoid incorporation of contaminants in the native oxide layer, and also
native oxide grown in this \wet" manner can be easier to remove once inside the
MBE system.
2.3.2 Desorption
Once the sample is loaded into the MBE system, the airlock chamber is pumped
down to a base pressure below 10 8 Torr. The sample holder is baked at 300 C to
desorb the majority of water vapor attached to the holder and sample, and then the
sample holder is transferred into the growth chamber. Now the desorption step can
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begin. Thermal desorption was carried out on GaAs nanopore arrays made using the
base process and cleaning steps described above. Thermal desorption is carried out
in the vicinity of 600 C for around 10 min typically for GaAs. Reection high energy
electron diraction (RHEED) is used during desorption to monitor the microscopic
arrangement of adatoms at the surface of the crystal [53]. By observing the evolution
of the RHEED pattern, the endpoint of desorption, i.e. removal of all the surface
oxide, can be detected.
Experiments showed that standard thermal desorption adapted for GaAs could
successfully remove the native oxide, as detected by RHEED. Samples that had
undergone this process were then unloaded from the SSMBE and scanned using
AFM. Unfortunately, AFM showed that the pattern had been destroyed: the regular
array of nanopores was distorted (not shown). The temperature and time of the
desorption step were dialed down; however, we discovered that there was no window
of desorption conditions that would succeed. That is, no condition was found for
which, simultaneously, RHEED showed the native oxide was desorbed and AFM
showed the pattern was unaected. Thermal desorption was dropped.
Desorption assisted with atomic hydrogen was tried instead. The SSMBE cham-
ber has an atomic hydrogen source available that uses a hot W lament to crack
a stream of molecular H owing into the SSMBE growth chamber. The hydro-
gen molecules dissociate into atomic hydrogen, which then impinges on the sample.
Atomic hydrogen is much more reactive than molecular hydrogen, and this is ex-
ploited in the desorption step. It has been discovered that atomic hydrogen reacts
readily with native oxide of III-V semiconductors and with a variety of common
organic contaminants, which assists the desorption step [54]. As a practical matter,
this means that the desorption step can be run with a shorter time and/or lower
temperature and still be as eective or more eective than ordinary thermal des-
orption. Experiments were conducted using desorption asssited by atomic hydrogen
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and a process window was found where the native oxide could be removed even while
AFM showed the pattern on GaAs had not been distorted. A base process for des-
orption was established encompassing the proper values for hydrogen ow, power to
the W lament, chamber pressure, sample temperature and desorption time. Fig-
ure 2.8 shows a GaAs nanopore array sample made using the base process that has
undergone atomic hydrogen-assisted desorption according to this standard process.
Measurements of the surface morphology show it is unchanged from before loading
into the SSMBE. This base desorption process will be used with all regrowth steps
for regrown QDs samples.
Figure 2.8 AFM image of GaAs nanopore array sample after undergoing the base
atomic hydrogen-assisted desorption step. The surface morphology is unchanged
from before the desorption.
2.3.3 Regrowth of QDs
The regrowth of QDs was designed as a single MBE growth in SSMBE with a GaAs
buer layer followed by InAs QD layer. A buer layer was added to shift the regrowth
interface, including any defects or contaminants that may remain, away from the
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interface of the InAs QD layer. This is expected to lessen the eect of any defects
or contamination on the PL intensity from QDs.
Thus, the rst task is to study regrowth of the GaAs buer layer. It is simple to
scan with AFM the morphology of a test sample after buer layer regrowth to see if
it is distorting the nanopore array pattern. Since the layer of QDs will actually be
grown on top of the GaAs buer layer, it is important that GaAs buer layer not
change the surface morphology so that the QDs will still nucleate in the intended
locations (at the bottoms of the nanopores). By experimentation the proper growth
conditions were established under which 30-40 monolayers (ML) of GaAs could be
regrown while keeping the surface morphology relatively intact. Figure 2.9 shows
a GaAs nanopore array before and after regrowth with 40 ML GaAs. Buer layer
regrowth of 30 ML GaAs was added as part of the base process for regrowth.
Figure 2.9 Part (a) shows a GaAs nanoholes sample made using the base process.
Part (b) shows a piece of the same sample after undergoing cleaning, desorption and
regrowth of 40 ML of GaAs.
Finally the QD regrowth process was studied. In the QD regrowth process, a
very small amount of InAs is deposited. The amount of InAs is only around 3.5 ML,
but this forms the active layer of the structure, from which all of the luminescence
emanates. The biggest challenge is selecting regrowth conditions so that QDs of
the proper size not only form, but form only inside the nanopores, and only one per
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nanopore. After discovery of the growth window where this is possible, SCQDs could
be produced with excellent pattern delity as shown in Figure 2.10. The growth
window is dened by control over many variables including InAs thickness, InAs
growth rate, sample temperature, As overpressure, sample temperature ramping,
etc. Detailed discussion of the interplay of these variables is outside the scope of this
dissertation.
Figure 2.10 AFM image of regrown QD sample. In the regrowth step it is grown
with 30 ML GaAs followed by 4 ML InAs.
PL was used to measure the photoluminescence of the regrown QDs. For PL
study, one sample was prepared using the base process and regrowth steps and
mounted alongside a blank epi-ready GaAs piece (reference sample) on the sample
holder for MBE. Then they underwent desorption and regrowth together, and were
measured together in PL for comparison. Regrowth conditions were selected to
provide QD density on a GaAs blank comparable to the areal density of the holes
on the GaAs template. AFM conrmed that QDs were formed on the reference
sample, with similar QD density (not shown); but the QDs were slightly smaller
and had slightly higher areal density on the reference sample. Figure 2.11 shows
the room temperature PL of the two samples plotted together. The QDs did show
room temperature photoluminescence. The photoluminescence was fairly weak but
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is expected to improve with capping, i.e. overgrowth with GaAs, of the InAs QDs.
The FWHM of the PL spectra are of the same order of magnitude (slightly larger for
the regrown QDs sample). But the PL intensity of the reference sample is quite a bit
larger. This result appears to be at least partly explained by the higher QD density
on the reference sample. More renements studied later will lead to improvements
in the surface preparation, regrowth conditions, etc.
Figure 2.11 Room temperature PL measured from a regrown QD array made using
the base processes, and a reference sample. The reference sample is a blank GaAs
piece that was mounted alongside the regrown QD sample on the SSMBE sample
holder and subjected to the same QD regrowth.
The most likely explanation is that the cleaning process needs to be optimized.
If we make the assumption that there is no process-related damage or contamination
on the GaAs nanopores array, the only dierence between the two samples at the
microscopic level is that one was subjected to the base cleaning process and one was
not (the reference sample was epi-ready and used out of the box). The other possibil-
ity is that there is process-related damage or contamination on the GaAs nanopores
piece. Both possibilities are under investigation. In either case, the cleaning process
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is what most needs to be optimized.
A primary concern is the descum step at the beginning of the cleaning process.
Any step using plasma processing is a concern because of the damage that plasma
processing steps usually do. An experiment was run to nd the eect of eliminating
the descum step on the regrown QDs. Figure 2.12 shows PL data of a sample with
the descum step eliminated, compared with the descum step run as normal at 300
W for 3 min, and with other descum conditions. All samples were prepared with
a cleaning procedure somewhat modied from the base process. Surprisingly, the
PL disappeared when the descum step was omitted. Investigations are currently
underway to determine what the descum step does to the GaAs nanopore array:
what it cleans and what eect it has on PL and surface morphology.
Figure 2.12 Comparison of room temperature PL spectra for regrown QD samples,
for dierent descum processes performed in the cleaning steps. There are four sam-
ples having the following descum parameters: descum omitted, 300 W power for 3
min, 100 W power for 3 min and 100 W power for 1 min.
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2.3.4 Hole Size
On one processing run, a processing error resulted in a GaAs template with abnor-
mally small holes. Instead of the normal holes of nominal size 100 nm, we produced
a template with holes around 50 nm in diameter. This template still has features on
a 200 nm pitch, but has holes of nominal size 50 nm. Figure 2.13 shows AFM images
of both a 100 nm hole size template, or normal template, and a template with hole
size of 50 nm in parts (a) and (b) respectively.
Figure 2.13 Part (a) shows a normal GaAs regrowth template with 100 nm size
holes. Part (b) shows a template with 50 nm size holes. Part (c) shows the normal
template after regrowth with 40 ML GaAs buer layer and 2.9 ML InAs QDs. Part
(d) shows the template with 50 nm size holes after regrowth with 40 ML GaAs buer
layer and 2.9 ML InAs QDs. The regrowth steps are performed simultaneously for
these two samples.
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For comparison, MBE regrowth is performed on these two templates. The normal
template and 50 nm hole template are loaded together into the SSMBE system and
regrowth is performed on both simultaneously. A 40 ML thick GaAs buer layer
is deposited, followed by a 2.9 ML InAs QD layer. Figure 2.13 parts (c) and (d)
shows the results. Part (c) shows the result after coating the normal template from
part (a) and part (d) shows the morphology on the 50 nm hole template from part
(b). Comparing the results after regrowth, the most striking dierence is that there
is only one QD in each hole for the 50 nm hole template, shown in part (d). By
comparison, the normal hole template in part (c) after regrowth often shows two or
more QDs per hole. Besides this, the QDs grown on the 50 nm hole template are
more uniform in size. Further investigation also showed that the growth window is
wider, i.e. the morphology is less sensitive to changes in the regrowth conditions, for
the case of the 50 nm hole template compared to the normal template.
PL measurements can reveal more about the quality and uniformity of the QDs
grown on the two templates. Figure 2.14 shows PL measurements comparing regrown
QDs on the normal template and regrown QDs on the 50 nm hole template. The PL
is measured at 300 K. The red and black traces on the left side of the gure show
the PL spectra from the samples discussed in Figure 2.13 parts (c) and (d). The
other traces show normal template and 50 nm hole template regrown together with
40 nm GaAs followed by 2.5 ML InAs. The PL results show that for either InAs
thickness, the 50 nm hole template results in stronger PL compared to the normal
template. Comparing with the AFM data in Figure 2.13, the more uniform QD size
in the 50 nm hole template leads to stronger PL intensity. Naturally, decreasing the
InAs thickness from 2.9 ML to 2.5 ML results in the blueshift of the PL spectrum
that we see in the gure due to the smaller QD volume.
We conclude that the 50 nm hole template is advantageous in every way compared
to the normal template, except diculty of fabrication. The template with the
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Figure 2.14 PL spectra comparing uncapped SCQDs regrown on the 100 nm hole
GaAs template and the 50 nm hole GaAs template. The two templates are mounted
together and regrown simultaneously. The experiment was repeated with InAs thick-
ness of 2.5 ML and 2.9 ML.
smaller holes gives a wider growth window, more uniform spacing of QDs, more
uniform size of QDs, and stronger PL intensity compared to the normal case.
2.4 Capping of Regrown QDs
To create a semiconductor laser containing the SCQDs, it is necessary to insert them
into the middle of a heterostructure. The next step is to cap the QDs with a barrier
layer material and ensure that the layer capping the QDs will become planar. Then,
an arbitrary heterostructure can be grown atop the capped QDs with ordinary MBE
regrowth practice. The barrier layer must have a moderate bandgap energy that is
larger than that of the InAs QDs, in order to conne carriers to the QDs. The best
choice for the capping material in our material system is GaAs.
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2.4.1 GaAs cap
A GaAs cap is grown by MBE together with the buer layer and QD layer all in one
step.
To demonstrate capped QDs, we grew the following structure on an ordinary 200
nm pitch GaAs template: 30 ML GaAs, followed by 3 ML InAs QDs, and nally 40
nm GaAs. All layers are undoped. The GaAs template was mounted together with
a blank GaAs piece, used as a reference, and the two underwent regrowth simultane-
ously. Figure 2.15 shows AFM scans of the surface of the nished structure. Part (a)
shows the surface morphology of the GaAs template after regrowth, while part (b)
shows the reference sample. The reference sample is obviously much smoother after
regrowth, because there is less topography to smooth out compared to the GaAs
template piece. The GaAs template after regrowth shows patchy bumps of lateral
size on the order of the 200 nm pitch of the starting template. With a GaAs cap
layer thickness of only 40 nm, there is some smoothing of the surface already, but we
have not yet achieved a smooth enough surface for further heterostructure regrowth.
The results here are as expected.
Figure 2.15 Surface morphology after regrowth of 30 ML GaAs buer, followed by 3
ML InAs QDs, followed by 40 nm GaAs cap layer. Part (a) shows the result obtained
starting on a GaAs template piece. Part (b) shows the results obtained starting a
blank GaAs piece.
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Next, we took PL measurements of these samples to investigate the optical quality
of the SCQDs. Figure 2.16 shows the the PL intensity for the structure described
at the beginning of this section for regrowth on both the GaAs template (black line)
and the GaAs blank (red line). Part (a) shows the measurements taken with the
samples held at 77 K and part (b) shows the measurements taken at 300 K. The
data shows that at 300 K, there is very little light coming from the capped SCQDs
grown on the GaAs template, compared to those QDs grown on the GaAs blank.
Direct comparison in a subsequent measurement conrmed that there is almost no
light coming from the SCQDs grown on the GaAs template, and very little light
compared to that from an otherwise comparable uncapped SCQD sample.
Figure 2.16 Comparison of temperature PL spectra for GaAs template and GaAs
blank regrown with 30 ML GaAs buer, 3 ML InAs QDs and 40 nm GaAs cap layer.
Part (a) shows the PL measured with the sample held at 77 K. Part (b) shows the
PL measured with the sample at room temperature.
These results were unexpected. Normally, capped QDs should have a stronger
PL intensity compared to uncapped QDs. The reason is that for uncapped QDs,
there are a lot of non-radiative recombination pathways available due to the tiny
active volume of InAs being exposed to air on the top of the QDs. By comparison,
the capped QDs with the cap layer grown in the same growth step as the QDs,
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with a recipe known to give high quality InAs and GaAs materials, should have
fewer defects and surface states to swallow up charge carriers, and therefore larger
PL intensity. The relative intensity of the capped and uncapped SCQDs was the
opposite of what we expected. The next section presents an experiment that helps
to explain why.
2.4.2 Capped SCQDs in ICP-RIE etched holes
Inductively coupled plasma reactive ion etching is a dry etching technology which
uses a high-density plasma to achieve fast, anisotropic etching of semiconductors
while simultaneously minimizing damage (defects, dislocations, etc.) to the etched
material. We tested ICP-RIE as a replacement for wet etching in fabrication of
the GaAs templates for SCQD regrowth. As described in the introduction, plasma
processing of these materials risks damaging the material and ultimately lowering
the optical and/or electrical performance of a nished device. However, dry etching
gives more control over the etch prole, which can lead to independent control over
the hole depth and lateral size, and templates with holes of smaller lateral size.
We used ICP-RIE etching of GaAs using silicon tetrachloride and argon gases in
place of the wet etching step in growing capped SCQD samples. GaAs templates were
fabricated using the standard process except for substituting the ICP-RIE etching
step for the wet etching step. Etching conditions were selected to give anisotropic
etching to a depth of approximately 15 nm. Again, after the ICP-RIE step, we
proceeded with the normal cleaning steps and normal MBE steps to grow capped
SCQDs. We used MBE to regrow 30 ML GaAs, followed by 3 ML InAs QDs and
nally 20 nm GaAs cap on the GaAs template, then took the samples out of the
chamber for analysis. A blank GaAs piece was mounted alongside the template piece
and was regrown simultaneously.
Figure 2.17 shows PL measurements of the ICP-RIE etched piece and the ref-
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erence sample. Unexpectedly, the capped SCQDs grown on this ICP-RIE etched
GaAs template show moderately strong PL, even at room temperature. This is in
stark contrast to the case of capped SCQDs grown on a wet-etched GaAs template,
which showed basically zero PL intensity at room temperature. The PL spectrum is
obviously quite a bit broader at both temperatures for the capped SCQDs compared
to the QDs grown on the reference sample. To investigate why, a sample consist-
ing of uncapped SCQDs grown on an ICP-etched GaAs template was prepared and
measured with AFM. The results are shown in Figure 2.18. The AFM data shows
that the SCQDs grown on the ICP-RIE etched GaAs template often have one hole
occupied by more than one QD. Partially because of the variation in hole occupancy,
the distribution of QD sizes is much broader for the ICP-RIE etched case than the
wet-etched case (i.e. see Figure 2.10). This wide size distribution explains the wide
PL in the case of capped SCQDs grown on an ICP-etched GaAs template.
Figure 2.17 PL measurements comparing spectra from a reference sample grown
on a blank GaAs piece, together with a GaAs template made using ICP-RIE as a
substitute for wet etching. Part (a) shows the PL measured at 300 K while part (b)
shows the PL measured at 77 K.
It was highly unexpected to observe moderately strong PL in the case of capped
SCQDs grown on an ICP-etched GaAs template, but to see no PL for the case of wet
etching. At rst glance, one would expect stronger PL from the wet-etched sample
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Figure 2.18 AFM images comparing surface morphology after regrowth for two
samples grown together with 30 ML GaAs, 3 ML InAs. Part (a) shows the reference
sample grown on a blank GaAs piece, while part (b) shows the result after growth
on a GaAs template made using ICP-RIE as a substitute for wet etching. The
preparation and layer structure are the same as that used for Figure 2.17, except
here the 20 nm GaAs cap is omitted.
because of the lack of damage from plasma processing. The AFM data in Figure 2.18
may help explain why. This AFM data shows often two or three QDs occupying a
single hole, whereas for those samples shown earlier using wet etching, each hole was
occupied by a single QD. Given that the total deposited InAs was similar, this means
the QDs are smaller in the case of ICP-RIE. The lack of PL from the capped SCQDs
grown on a wet-etched GaAs template may be caused by generation of dislocations
caused by strain. The larger QDs in the wet-etched case may be too large for the
strain caused by the lattice-mismatch to be accommodated once the capping GaAs
layer is added. Dislocations are generated and propagate through the entire volume
of the SCQDs, eliminating any PL, whereas the smaller QDs in the ICP-RIE case
remain below the critical size at which these dislocations are generated.
There was PL measured in the case of uncapped SCQDs on a wet-etched GaAs
template. So we propose that the addition of the GaAs capping layer forcing the
InAs crystal to conform to GaAs on the top as well may be necessary to generate
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the dislocations. That is to say, uncapped the SCQDs do not have dislocations, but
when capped, QDs of this size do generate dislocations. This would explain why PL
was observed for uncapped SCQDs on a wet-etched GaAs template.
This experiment using ICP-RIE points to a possible solution to the problem of
capped SCQDs exhibiting no PL. If the SCQDs can be smaller, the strain problem
will be less and the PL should still be strong. Using ICP-RIE in this fashion is
undesirable because of possible microscopic damage to the template, but also because
there is an unpredictable number of QDs in each hole. The QDs in this case truly
are not site-controlled, because there is no control over the positioning of most of the
QDs. The best way to achieve smaller QDs while still using wet etching for GaAs
etching and achieving site-control is to scale the pattern on the template. If the
pattern is scaled to achieve a smaller hole size and/or smaller pitch, the number of
QDs per unit area will increase. If the amount of InAs deposited is kept the same,
the QD size will shrink. This scaling is the topic of the next section.
2.5 100 nm Pitch Pattern
2.5.1 Pattern design
We have strong evidence that scaling down the hole size of the GaAs template will
lead to a wider growth window and stronger PL, as seen in Section 2.3.4. There is
also evidence that a smaller hole size can contribute to smaller QDs and preservation
of the PL after capping of the SCQDs, as seen in Section 2.4.2.
Scaling the hole size will require purchase of a new master template containing
the new designed pattern. A hole diameter specication of 50 nm is selected, to
roughly match the size of the holes that were used in the successful experiment
shown in Figure 2.13.
We made several other changes to the pattern. We opted to scale the pitch as
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well, from 200 nm to 100 nm. The two main anticipated advantages of the smaller
pitch are, rst, that the areal density of SCQDs will be four times higher than with
a 200 nm pitch, giving more light and a higher performance laser device. The second
anticipated advantage is that it will give the In and As adatoms a shorter distance
to travel to a nucleation site during the InAs regrowth step, hopefully widening the
growth window. We also opted to change the shape of the holes from a square to a
circle. This was primarily because EBL was used during fabrication of the master
template, and the circle shape is more suitable for writing very ne patterns in
EBL. This more closely matches the shape of the nal SCQD anyway, so we do not
anticipate any new problems from this change. Finally, the layout of the array was
changed from a square array to a hexagonal close-packed arrangement of the holes.
The reason for the change is that the hexagonal close-packed arrangement allows for
14 percent higher areal density of holes, while still providing a pattern that gives
each hole several equally spaced nearest neighbors, as for the square array.
The master template fabrication was contracted out to NIL Technology of Den-
mark. The dimensions of the resulting template were measured in SEM by NIL
Technology. They reported a measured hole diameter of 44-50 nm and hole depth
of 80-85 nm. An SEM image of the template is shown in Figure 2.19. The template
was fabricated in a piece of Si 4 inches in diameter, and before shipping was coated
with NIL Technology's proprietary anti-stick layer.
2.5.2 Processing
The rst step to do 100 nm pitch soft NIL is to make a mold. The composite mold
technology used in the rest of this study does not work for feature sizes below 100
nm. A renement was needed to make usable molds of the 100 nm pitch master
template.
By adding toluene to the hard PDMS mixture during preparation, it is known to
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Figure 2.19 SEM image and measurements provided by NIL Technology of the 100
nm pitch template, taken before shipping.
be possible to make good molds for feature sizes of 50 nm and below [55]. We copied
the recipe exactly from this reference (except curing was for 48 h at 100 C ) and
made a mold from the 100 nm pitch template. To evaluate the mold, we coated a
GaAs piece with soft NIL photoresist and imprinted the photoresist. After peeling
the mold from the GaAs sample, we scanned the sample immediately with AFM.
Figure 2.20 part (a) shows the results. The pattern did not imprint well, and the
reason was determined to be pairing of the features on the mold.
Under certain conditions, features on the mold can pair, for soft NIL or indeed
any soft lithography technique [46]. During pairing, the features collapse and stick
together. This is more likely to be a problem when the aspect ratio of the features,
i.e. the height of the features divided by their lateral size, is high. For the 200
nm pitch master template, the aspect ratio was less than 1:1, but it is almost 2:1
for the 100 nm pitch master template. The mold contains an array of rods of hard
PDMS. The rods bend during handling and imprinting, contact one another, and
stick together. This results in replicas like that in Figure 2.20 (a). There is an
extreme amount of pairing that has occurred, obliterating the pattern so that the
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replica is 100 percent defects.
By improving handling and making the hard PDMS harder (i.e. higher modulus),
we can make a better mold. During the soft NIL process, the mold is subjected to
two steps that make pairing especially likely: washing with solvents, and peeling the
mold from the sample after ultra-violet light exposure. During both, the hard PDMS
rods are likely to touch, and after contact they seem very likely to permanently stick.
By improving handling, we can decrease pairing. For the next experiment, the same
PDMS formula and preparation was used to prepare a mold. Just before curing of
the mold in the convection oven, a glass backplane is added by dropping a glass
slide on top of the liquid PDMS. This will prevent inadvertent exing of the mold
and will minimize exing during the separation of the mold from the sample. In
conjunction with this, we modied the process ow to omit washing of the mold
with solvents between imprints. Figure 2.20 part (b) shows a replica obtained with
soft NIL performed under these constraints. The defect density is still very high,
but is noticeably decreased.
Figure 2.20 Replicas in photoresist obtained using molds replicated from the 100 nm
pitch template under dierent conditions. In part (a) the base process using toluene-
diluted hard PDMS from the literature was used. In part (b) a glass backplane was
added during mold curing and solvent washing between imprints was omitted. In
part (c), a modied hard PDMS formula is used with the part (b) changes.
Other researchers have found that the density of cracks observed when a hard
PDMS piece is exed depends on the ratio of constituent chemicals used to make it.
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They found that if the mixture was prepared with less base pre-polymer (VDT-731)
and more \hardener" (HMS-301) than usual, the density of cracks increased [56].
Generally, the propensity of the hard PDMS to crack increases as the modulus, or
hardness, increases. So, for the next trial we used 2.2 g VDT-731, 2.2 HMS-301,
2 g toluene, and the normal amounts of the other chemicals, and prepared it using
the procedure as has been published [55]. The 1:1 ratio of hardener to base is much
higher than the usual 3.4:1 ratio published in [55]. We made a nal mold using this
ratio of constituents, baked the mold for 24 h extra, used a glass backplane, and
again omitted solvent washing between imprints. We imprinted photoresist-coated
GaAs with this new mold. The resulting surface morphology is shown in Figure 2.20
part (c).
The gure shows that most of the defects have been eliminated. The pattern is
faithfully transferred except for a few defects. The pattern delity is good enough
to move on to research the pattern transfer by etching to GaAs.
Using an improved mold with the 100 nm pitch pattern, soft NIL is performed
on blank GaAs pieces coated with 25 nm SiNx. The etching of the residual layer to
expose the GaAs proceeds in the same fashion as for the 200 nm pitch samples. The
pattern is nally transferred by etching of GaAs, but this time by RIE. RIE will
give a more anisotropic prole, allowing a high enough etch depth for the pattern
to be easily observed, without merging of the tiny features. Afterward, the masking
materials are stripped by ultrasonication in dilute HF, followed by RIE in an oxygen
and carbon tetrauoride mixture.
An AFM image of the resulting surface morphology is shown in Figure 2.21. The
gure shows that the pattern is tranferred successfully to GaAs. However, there is
room for improvement. There are plenty of defects, and the shape and size of the
holes is not consistent. Further tuning of the process conditions should improve the
GaAs template quality until the pattern delity is comparable to that of the 200 nm
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pitch GaAs templates.
Figure 2.21 Pattern transfer of 100 nm pitch pattern to GaAs. AFM image of








In order to process pillar QDs, an InP substrate topped with one or more QWs is
selected as the sample. For investigating the material processing alone, a blank InP
substrate can be used instead. To etch pillars, the contrast of the photoresist must
be reversed; the mask must be converted from a pattern of holes to a pattern of dots.
This will be accomplished with a metal lifto step. After that, RIE of the sample
will create pillars. Finally, the metal mask must be stripped.
Samples used for pillar QD process development consist of an InP substrate
topped with a shallow QW. Epitaxial growth of the QW is performed by GSMBE.
The layer structure is as follows: InP substrate, topped by InP buer layer, followed
by 10 nm InGaAs QW, followed by 40 nm InP cap. All layers are undoped and
lattice-matched.
Metal lifto can be accomplished with fewest changes by simply considering the
processing steps for regrown QDs, and substituting a metal evaporation step for the
GaAs wet etching step. In other words, the lifto procedure would be soft NIL,
metal evaporation, then silicon nitride removal.
The metal stack to be used for lifto will also form the etch mask for the later
RIE of InP/InGaAs. The process to be used will be Cl2-based and fairly harsh. So
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the metal stack must be thick enough to withstand the ion bombardment in the RIE
process and unreactive with Cl2. A metal stack of 2 nm Ti topped with 8 nm Au is
selected. The Ti layer is an adhesion layer added to sidestep the adhesion problems
that Au layers have on InP. The metal Au is selected to make up the bulk of the
stack because it is unreactive with Cl2. The total thickness of 10 nm is selected to
be around half the thickness of the sacricial layer, in this case 25 nm silicon nitride.
A thicker metal stack risks more lifto problems caused by the metal stack being
continuous over the sample.
Figure 3.1 shows the results of the lifto process. Part (a) shows an SEM image
of the InP/InGaAs sample surface after an optimal lifto process, including optimal
silicon nitride etching time. We have metal dots closely matching the dimensions
and shape of the master template. However, the SEM image shows a halo around
each dot. These are depressions in the InP surface. Part (b) shows a piece of
the sample with excessive silicon nitride etching time. This claries what is going
on. The silicon nitride etch is also slowly etching the InP, perhaps enhanced by
an electrochemical eect in the vicinity of the metal dots. With excessive etching
time, the depressions in the InP grow until the metal dots are lifted o entirely.
Unfortunately, the silicon nitride etching time varies from sample to sample due to
as yet unavoidable variations arising in the soft NIL and metal evaporation steps.
The process must be overhauled if it is to provide consistent results.
The silicon nitride etching step that is also slowly attacking InP can be omitted
if we design for a dierent sacricial layer. This can be done by changing from a
blank InP substrate to a heterostructure-topped InP substrate and exploiting the
dierence in wet etching chemistry between InGaAs and InP. Instead, we will use
InGaAs as the sacricial layer. Figure 3.2 diagrams the new lifto process. The
InP blank substrate (for processing optimization, or else InP/InGaAs QW wafer)
is topped with 25 nm undoped InGaAs using gas-source MBE before the usual 25
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Figure 3.1 Part (a) shows an SEM image of metal dots on an InP/InGaAs substrate
using a well-executed process. Part (b) shows the same structure where the silicon
nitride sacricial layer was slightly over-etched.
Figure 3.2 Diagram of metal dot fabrication by lifto using InGaAs sacricial layer.
The rst image shows the sample after soft NIL. Then the sample is subjected to a
selective InGaAs wet etch to etch the area under the nanopores all the way down
to InP. Metal is evaporated over everything; then InGaAs wet etching removes the
sacricial layer and lifts o all masking materials.
nm silicon nitride deposition. Then soft NIL is performed normally. At this point,
an InGaAs selective wet etch is added. The correct step is 20 s etching in 1:1:50
H2SO4:H2O2:H2O solution. This etching solution is reported to etch InGaAs at 2.24
nm/s [57]. This will remove about 35 nm InGaAs, and the selectivity versus InP is
extremely high. As sketched in the second pane of the gure, the InGaAs will be
undercut a little, but this is helpful: it helps ensure that the metal will not form a
continuous lm and thus hinder lifto. Now the metal stack is evaporated as before.
The nal step is to remove the sacricial layer, this time InGaAs, again using 1:1:50
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H2SO4:H2O2:H2O solution. The InGaAs is overeteched to be sure all of it is removed;
40 s etching time is sucient. Figure 3.3 shows an SEM picture of the metal dots
formed using this process. The halo around the dots is gone; the problem of InP
undercutting is solved.
Figure 3.3 SEM image of metal dots on an InP/InGaAs piece. The metal dots are
fabricated using the improved lifto method with InGaAs sacricial layer.
Some control over the lateral size of the metal dots can be excercised by changing
the thickness of the layers. Figure 3.4 shows what happens to the size of the metal
dots depending on whether the silicon nitride layer thickness is 25 nm (part a)
or 10 nm (part b). The gure shows that when the silicon nitride layer thickness is
reduced, the size of the dots increases and more accurately reproduces the pattern on
the master. For our purposes, we would prefer the larger metal dots, as the resulting
pillars can then be tuned over a wider range of dimensions later as needed by post-
RIE wet etching; and also the larger dots are more uniform in size. Therefore, for
pillar QD processing, the silicon nitride layer thickness of 10 nm is adopted instead.
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Figure 3.4 SEM images of metal dot array on an InP/InGaAs piece fabricated using
the improved method with InGaAs sacricial layer. Part (a) shows a sample which
contained a 25 nm thick InGaAs layer. Part (b) shows a sample which used a 10 nm
thick InGaAs layer.
3.2 Etching into Pillars
3.2.1 Discussion
RIE is used to etch the metal pad-covered InP/InGaAs into pillars. Only RIE pro-
vides an etch anisotropic enough to produce the structure with large enough aspect
ratio and with predictable morphology. There are two key considerations to make
the etching a success: damage/contamination to the structure, and morphology.
As discussed earlier, the RIE usually causes damage to optically active semi-
conductor structures which decreases their luminous eciency. We must also be
concerned about the eect of the RIE step on this pillar QD array structure. For-
tunately, the danger is less than in the usual case because optically active material
and/or regrowth interface is not being directly bombarded by the RIE in this case.
Assuming the metal stack we selected can block the energetic particles in the plasma,
we need only be concerned about sidewall damage, which the literature generally
shows is less of a problem. Nevertheless, it is a concern, and the RIE step and
any post-processing steps must be designed in consideration of minimizing any such
damage. This starts with the selection, for this process step, of an RIE technique
known to cause less damage [58]: inductively coupled plasma reactive ion etching
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(ICP-RIE). ICP-RIE, because of dierent process tool design compared to ordinary
RIE, can generate a \high-density plasma." The greater amount of etching species
participating means that the same etch rate can be achieved with slower-moving
etching species, which then cannot cause as much damage to the pillar sidewalls.
More consideration will be given to the problem of sidewall damage later on.
The morphology problem refers to whether the etch can achieve the designed
shape: aspect ratio high enough, sidewalls smooth and straight enough, etching
depth deep enough. This is a matter of matching the correct technique and recipe to
the material being etched. A starting recipe is selected from the literature concerning
ICP-RIE etching InP/InGaAs [59]. This recipe uses the gases Cl2, H2 and Ar and
has the important characteristics of high aspect ratio and equal etch rates over InP
and InGaAs, which should allow for straight sidewalls. See the left column of Table
3.1 to read the detailed recipe.
Table 3.1 Three ICP-RIE recipes for etching pillars
ICP-RIE etching conditions
Recipe 1 Recipe 2 Recipe 3
SiCl4 = 2 sccm SiCl4 = 2 sccm SiCl4 = 2 sccm
H2 = 2 sccm H2 = 2 sccm H2 = 2 sccm
Ar = 3 sccm Ar = 1.5 sccm Ar = 1 sccm
RF power = 110 W RF power = 100 W RF power = 75 W
ICP power = 500 W ICP power = 500 W ICP power = 250 W
Time = 30 s Time = 20 s Time = 40 s
3.2.2 Results
A piece of InP/InGaAs patterned with metal dots is loaded into the ICP-RIE cham-
ber. A short 60 s oxygen plasma is always run rst when the sample is loaded to
help remove any organic contamination that could cause micromasking. Then the
recipe from [59] and listed in the left column of Table 3.1 is run for 30 s. Figure 3.5
shows SEM images of the morphology from above and an isometric angle in parts
52
(a) and (b), respectively. The morphology is satisfactory: the etch is suciently
deep, the aspect ratio is good and the pattern is clear. Photoluminescence spectra
were measured from this sample to check for light from this sample and are shown
in Figure 3.6 (intensity is normalized). As shown, the sample shows PL from the
QDs even at room temperature. However the pillar QDs PL is weak, and has been
dramatically weakened compared to the starting QW. More optimization is needed.
Figure 3.5 SEM image of InP/InGaAs pillar array etched with ICP-RIE using the
recipe in the left column of Table 3.1.
Figure 3.6 Normalized room temperature PL spectra of the InP/InGaAs pillar array
shown in Figure 3.5 and of the original QW sample before processing.
It was discovered that the condition of the ICP-RIE chamber was a big factor
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in what sort of results were obtained in the pillar etching step. The ICP-RIE is a
shared tool and is used to etch other materials that leave residues on the chamber
walls. The chamber is periodically scrubbed out as a part of regular maintenance
after a lot of residue has built up. We discovered that the amount of residue buildup
on the chamber walls has a profound eect on even the morphology of the pillars.
An experiment was conducted where ICP-RIE was conducted using the same recipe
on the same metal pad-covered InP/InGaAs structure on three dierent days. The
recipe is a modied version of the one found in [59] and is detailed in the middle
column of Table 3.1. The experiment commenced on day 1 and ICP-RIE was con-
ducted on days 1, 11 and 23. The ICP-RIE tool was in regular use by various users
throughout the time of the experiment. The ICP-RIE chamber was opened, found
to contain lots of residue, and was scrubbed out on day 22. Figure 3.7 shows the
morphology obtained on each of the three samples. From the gure we conclude
that it is highly likely that residue in the chamber makes the etching morphology
worse, and that etching right after chamber cleaning is the best way to ensure good
morphology. Even though the morphology for the day 23 sample looks less \clean"
than the sample for day 1, the presence of \grass" near the pillars actually shows
that the aspect ratio of the day 23 etch is very high. The origin of the grass is surface
contamination causing micromasking, not the ICP-RIE etch. Obviously the condi-
tion of the ICP-RIE chamber will be an important consideration when processing
device structures later.
One possible form of post-processing (i.e. after the pillar ICP-RIE step) to adjust
the pillar sample morphology or ready the sample for regrowth is wet etching. This
can accomplish adjustment of the size of the pillars, removal of presumably damaged
layers from the sidewall, or both. Selectively etching either InP or InGaAs is easy
to accomplish. By performing a post-processing wet etch step on InGaAs, the active
material, i.e. QDs, can be directly adjusted in size. We can perform an experiment
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Figure 3.7 SEM images showing the eect of buildup of residue on the ICP-RIE
chamber walls. The experiment was begun on day 1 and pillar QDs were etched in the
ICP-RIE with the recipe in the middle column of Table 3.1 on days 1, 11 and 23. The
ICP-RIE chamber was used by other users regularly throughout the experiment with
materials that added residue to the ICP-RIE chamber. The chamber was scrubbed
out on day 22. The SEM images show the morphology of InP/InGaAs pillars after
each of the three etches.
to see the eect of InGaAs post-processing wet etching on the PL of a pillar sample.
A sample of InP/InGaAs pillars is prepared by the base process described before
(the ICP-RIE recipe is modied a little) and is wet etched for variable time in a
solution of 1:1:50 H2SO4:H2O2:H2O. Figure 3.8 shows the results. Part (a) shows
an SEM image of the morphology of the pillars immediately after ICP-RIE etching.
Part (b) shows the normalized PL spectra of the starting QW wafer, the sample
after pillar etch, and after 10 s and 16 s etching in the sulfuric acid-based solution.
There are expected to be three main interlocking eects on the PL as the InGaAs is
etched. The InGaAs QDs will shrink causing a blueshift due to quantum size eect,
the volume of InGaAs will decrease causing a decrease in PL intensity, and sidewall
damage will be removed causing an increase in PL intensity. Looking at Figure
3.8(b), it is clear that the PL intensity blueshifts as the QW is etched into QDs, and
then blueshifts more as the InGaAs is subjected to wet etching. This is suggestive of
the quantum size eect and provides evidence that the InGaAs QDs have reached a
small enough size and are indeed behaving as QDs. The PL intensity is normalized
in Figure 3.8(b), but analysis (not shown) shows that the PL intensity from the
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InGaAs QDs decreases markedly as InGaAs wet etching is applied. We conclude
that the eect on the PL intensity from volume decrease of InGaAs dominates that
from removal of sidewall damage. This wet etch post-processing is expected to be
useful when making devices, both for removing sidewall damage and tuning the laser
wavelength to the desired value.
Figure 3.8 InP/InGaAs pillars were prepared through the ICP-RIE step, with mor-
phology after processing as shown in part (a). Then pieces were wet etched with a
sulfuric acid-based recipe for 10 s and 16 s. Part (b) shows the normalized room
temperature PL of four samples: the unprocessed QW starting material, the sample
after ICP-RIE, a piece after 10 s wet etching, and a piece after 16 s wet etching.
After a number of iterations, an optimal ICP-RIE pillar etching recipe is settled
on. We found that excessive InP etching depth decreases the PL intensity, pre-
sumably from longer exposure of the InGaAs layer sidewalls to the plasma, causing
damage. Thus, this recipe has etching depth only modestly more than the 50 nm
that is required (to cut through the InGaAs QW). This optimized recipe also results
in a clean-looking sample, straight sidewalls and teric PL. The room temperature
PL is much stronger than the samples discussed earlier. Figure 3.9 shows an SEM
image of the pillar array etched with the optimum ICP-RIE recipe, which is listed
in the right column of Table 3.1. Figure 3.10 shows the companion normalized PL
data for this sample at 77 K and room temperature.
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Figure 3.9 SEM image of InP/InGaAs pillars sample etched with the optimal ICP-
RIE recipe. The recipe is listed in the right column of Table 3.1.
Figure 3.10 Normalized PL of InP/InGaAs pillars sample etched with the optimal
ICP-RIE recipe. The recipe is listed in the right column of Table 3.1. Part (a) shows
the room temperature PL and part (b) shows 77 K PL.
3.2.3 Calculations
From the measured PL data taken from the etched pillars we can, with some as-
sumptions, extract some information about the micro-structure of the pillars.
We will use the data from Figure 3.8. This gure contains PL from four samples:
the as-grown QW starting structure, the structure after dry etching into pillars, after
subsequent wet etching for 10 s, and after wet etching for 16 s subsequent to dry
etching. We will extract the location of the peak of each spectrum. This information,
and the corresponding energy of each peak, is summarized in Table 3.2.
The wavelength of light emitted by the pillars can be predicted analytically. The
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Table 3.2 Energy of peaks from Figure 3.8
Peak wavelength Energy at Peak Shift from \as grown"
as grown 1528 nm 0.8120 eV {
as etched 1501 nm 0.8266 eV 14.6 meV
10 s wet etch 1483 nm 0.8366 eV 24.6 meV
16 s wet etch 1465 nm 0.8469 eV 34.9 meV
light emitted by the InGaAs layer, the peaks studied in Figure 3.8, is that emitted
by a quantum dot. As described earlier, the heterostructure (i.e. InP barrier layers)
provides connement in the vertical direction, while carriers in the InGaAs are con-
ned by air in the lateral directions, giving connement in all three spatial directions
and hence a quantum dot. To a rst approximation, i.e. neglecting excitons and
other \second-order" eects, the energy shift observed, which is tabulated in Table
3.2, is simply that caused by the connement of the carriers.
The situation in the vertical direction, i.e. connement by InP layers, is fairly
well-modeled using a simple nite QW model with no further considerations. In
the lateral directions, the carriers in the InGaAs are conned simply by air. At
rst glance, we can model the connement in the lateral directions as an innite
potential well, i.e. \particle in a box." The carriers are conned by air, which
represents an enormous potential energy barrier at the edge of the InGaAs, and is
adequately modeled as an innite potential energy barrier. The advantage of the
innite potential well is that it is an elementary quantum mechanics problem and is
not much of an analytical challenge.
The situation in the lateral directions where we have air connement is much more
complicated than this. There will be surface states, surface oxidation, contamination,
etc., that would require a very complicated theoretical model to deal with, and
detailed microscopic knowledge of the surface condition in order to have any accuracy.
This is beyond the scope of this study. The most important eect of the surface is
that the edge of the crystal and breaking of the periodicity will give rise to many
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surface states that will consume charge carriers in the InGaAs. This will deplete the
charge carriers near the surface. As a crude approximation, we can consider that
the depletion of carriers near the lateral surfaces acts as a innite potential energy
barrier in the lateral direction to charge carriers in the center of the InGaAs QD.
There is a \dead layer" around the lateral perimeter of the InGaAs QD.
So there are two diameters to the QD in the lateral direction. The larger of
the two is the physical diameter, which can be measured by SEM. Inside of this
there is a dead layer, arising because of damage, contamination and surface states at
the sidewalls. Carriers are forbidden to enter the dead layer. At the inside edge of
the dead layer is the eective, or electrical, or quantum mechanical diameter of the
QD. The QD will luminesce at a certain wavelength in accordance with this second
diameter.
We can calculate the electrical diameter of the QDs for each case using the PL
data from Figure 3.8. The basic equation for the energy levels that can be occupied
by an electron in an innite square potential well is Equation (3.1). Here, n is the
number of the energy level (one is ground state, higher integer numbers are excited,





In the absence of quantum connement, the energy of light generated by photo-
pumping of InGaAs is simply the dierence in energy between the conduction band
edge and the valence band edge. This data is listed in many materials data references,
and for InGaAs lattice-matched to InP this dierence in energy is 0.75 eV [61], or
light at 1653 nm. For a QW, as in the as grown sample, there is connement of
the carriers in one direction. Now the carriers are forced into discrete energy states.
We will assume that electrons and holes each relax to their ground state for PL
emission. The carriers relax to occupy the ground state both above and below the
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conduction band and valence band edge, respectively, meaning that the light emitted
is actually at a shorter wavelength than 1653 nm. The as grown sample emitted at
a peak wavelength of 1528 nm, with the wavelength made shorter because of this
quantum size eect. We made calculations (not shown) using a nite potential well
model for this QW sample and the results are in good agreement with the measured
wavelength.
Etching the as grown sample with ICP-RIE to form the as etched sample adds
connement of carriers in each lateral direction. Equation (3.1) dealt with con-
nement in one dimension. For connement in three dimensions, the Schrodinger
equation is solved by separation of variables [62], leading to the expression in Equa-
tion (3.2). It is clear from the form of this equation that the contribution from each
dimension is completely independent; they are just summed up to get the nal value

















Let us focus on the as etched sample. We will consider the energy shift incurred by
the connement, not the absolute energy. This sample has the same vertical conne-
ment as the as grown sample, but the added lateral connement in two dimensions,
let us call them x and y. So compared with the as grown sample, there is no energy
shift associated with the vertical directions, but there is one associated with con-
nement in the x and y directions. We will introduce a variable a to represent the
extent of the electrical diameter in each of the lateral directions. We will assume
the area contained in the electrical diameter is rectangular, to simplify the math-
ematics. We will then go on to assume the electrical diameter is actually square,
reasonable because of the square or circular shape in the SEM image, so that now
we set a = Lx = Ly. We must account for the fact that both electrons and holes are
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conned, which both contribute an energy shift, so that we need to add a second
term to the equation. And nally, the mass of the particles are altered from the
mass in vacuum because of the band structure they encounter when moving through
the semiconductor crystal. So we will use the eective mass for electrons and holes
instead, denoted as me and m

h respectively. At last, the expression for the energy


























From Table 3.2, the measured shift in energy is 14.6 meV, which we can substitute
in for E. We assume low-level injection again and set all of the nx and ny values
to one. The empirical values of me and m

h can be looked up in a table and are
0.041 and 0.45, respectively [61]. Substituting in all of the values save the physical
constants, we get Equation (3.4).
14:6 meV =
h22























This equation is easily solved for a. The solution is a = 37.0 nm. This means that
the region of the electrically active part of InGaAs is only 37.0 nm across. Examining
Figure 3.8, it appears the physical size of each pillar is about 100 nm across, so the
dead layer is 32 nm wide.
We repeat this calculation analogously for the case of the 10 s wet etch sample
and the 16 s wet etch sample. For the physical size of pillars on these samples, we
must consider that the physical size started at 100 nm as for the as etched sample,
and then was etched at a rate of 2.2 nm/s. This gives a physical size of 56 nm for the
10 s wet etch sample and 30 nm for the 16 s wet etch sample. With this information,
Table 3.3 can be fully populated. Finally, we nd a dead layer of 32 for the as etched
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as etched 14.6 meV 37.0 nm 100 nm 32 nm
10 s wet etch 24.6 meV 28.5 nm 56 nm 14 nm
16 s wet etch 34.9 meV 23.9 nm 30 nm 3 nm
sample, 14 nm for the 10 s wet etch sample and only 3 nm for the 16 s wet etch
sample. We conclude that before wet etching, the dead layer takes up proportionally
much more of the pillar QD volume. It seems that the dry etching step results in a
thick dead layer on the sidewalls of the pillars ( 32 nm), and that wet etching is quite
eective at removing it. There is good correlation between the amount of material
etched and the measured amount of dead layer removed. For example, 10 s of wet
etching should remove 22 nm of material; we measured a reduction of the dead layer
thickness from 32 nm down to 14 nm, or 18 nm. After 16 s etching, a dead layer of
only 3 nm thick was measured. This could be attributed merely to the surface states
arising on an undamaged sidewall. This very thin dead layer on the 16 s wet etch
sample implies that the selective wet etching of InGaAs is very eective at removing
the layers damaged by plasma processing, and inserting this step before regrowth of
InP on the pillar array may improve the results.
3.3 Regrowth over Pillar QDs
3.3.1 Discussion
The nal step to complete an active layer of pillar QDs is regrowth of InP or other
large bandgap barrier material such as AlInAs on top of the pillars. In order to be
successful, a regrowth step must meet at least three major requirements: the active
region must be roughly planar after regrowth, the luminous intensity of the active
region must be strong, and there must be a minimum of defects of a nature that
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would capture charge carriers. If these three requirements can be met, the active
region can be incorporated into a full laser design immediately. This part of the
work has shown progress but is not quite complete yet.
The main two considerations to meet these requirements and obtain an at least
adequate active layer by regrowth are the cleaning process before regrowth and the
process to desorb native oxide. The problem of designing these processes is quite
similar to what we faced when planning the regrowth for regrown QDs. Unfortu-
nately, the same process cannot just be borrowed. The regrown QDs are GaAs and
the pillar QDs are InP based. GaAs and InP dier a lot in temperature range for
growth and desorption, other material properties like carrier recombination veloc-
ity, and the fact that InP regrowth must be performed in a dierent chamber by
GSMBE.
Three steps are taken before epitaxial deposition of the InP barrier: etching away
of the metal pads, cleaning and native oxide desorption.
3.3.2 Results
The metal pads must be removed after ICP-RIE and any post-processing wet etching
(no post-processing wet etching was used in these experiments). The metal pads were
unable to be removed with dilute HF etching, which attacks the Ti adhesion layer.
Presumably the harsh conditions of the ICP-RIE step scrambled the Ti and Au layers
somewhat so that they could not be cleanly lifted o. The bulk of the metal stack
can be removed by selective etching of the Au in a KCN-based proprietary etching
solution. Unfortunately the KCN-based solution attacks InGaAs slowly, so PL was
used to monitor any changes to the structure. By trial-and-error, 30 s etch in the
KCN solution with ultrasonic agitation was selected for removing the Au because it
has the least eect on the PL spectrum. To complete the metal pad removal, the
sample is dipped for 15 s in dilute HF to remove any remaining Ti.
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Now we are ready for the cleaning step prior to loading the sample into the MBE
system. The base process for now is simply to spray acetone onto the sample, followed
by isopropyl alcohol, followed by an N2 blow dry, followed by a brief descum step.
The purpose of the descum step is to remove any organic contamination deposited by
the ICP-RIE step or from ambient conditions. The work on regrown QDs suggests
this should provide satisfactory results, although it still must be optimized.
Next the sample is loaded into the MBE chamber and the desorption step occurs.
Thermal desorption is used to start, with the same desorption procedure that is used
in the GSMBE for epi-ready InP substrates. Because the feature size of the pillar
QDs and regrown QD nanopores is the same, it is a concern that standard thermal
desorption may cause problems with the pillar QDs similar to those it caused with
the GaAs nanopore arrays.
Finally MBE growth is performed. The GSMBE is used to grow 200 nm of
InP atop a sample covered with InP/InGaAs pillars prepared using the optimized
base process described above. Figure 3.11 shows the morphology results, which are
encouraging. The surface becomes relatively smooth again after 200 nm or less InP
growth. However, there are striations along only one crystal direction over the entire
sample surface that were not expected. PL measurements were taken on this sample
as well and are in Figure 3.12. The gure shows the PL from the starting QW sample,
the sample after ICP-RIE, and the sample after cleaning, desorption and regrowth.
Once again, as in Figure 3.10, the PL spectrum demonstrates the excellent quality
of the processing on this sample up through the ICP-RIE step. The width of the
PL spectrum at room temperature hardly increases from that of the starting QW,
increasing from 40.7 meV to 45.4 meV. The increase is modest when the PL is taken
at 77 K, with the starting QW FWHM at 20.0 meV and the InP/InGaAs pillars
FWHM at 31.3 meV. However, the PL trace for the sample after regrowth shows
that there is more work to be done on the cleaning, desorption and/or regrowth
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steps. First, the good news: the PL intensity is increased about 20X by regrowth.
This means the PL intensity after regrowth is quite strong, as the room temperature
PL of the pillars before regrowth is already strong. This is very encouraging because
we expect with more investigation of the cleaning desorption and regrowth steps
to increase this 20X number further. The bad news is that the PL has broadened
dramatically through regrowth. The regrowth step causes a broadening from 45.4
meV to 94.1 meV at room temperature, and from 32.5 meV to 91.6 meV at 77
K. This should not happen and can only indicate a serious problem with the steps
associated with regrowth. Looking at the PL data combined with the SEM data that
showed unexpected striations along one crystal direction, one possible explanation is
that the pillars are becoming damaged and/or deformed in the thermal desorption
step.
Figure 3.11 SEM image of InP/InGaAs pillars array etched using the recipe in the
right column of Table 3.1, after regrowth in GSMBE with 200 nm InP.
Further investigation of the thermal desorption step tells us that the most likely
explanation for the data in Figures 3.11 and 3.12 is damage incurred in the ther-
mal desorption step. Figure 3.13 shows AFM scans of an InP/InGaAs pillar sample
made using the base process before desorption, after thermal desorption in SSMBE,
and after desorption with atomic hydrogen in SSMBE. The thermal desorption was
carried out under the same conditions that the sample in Figures 3.11 and 3.12 was
subjected to. The desorption with atomic hydrogen was carried out at a lower tem-
perature using a similar setting to that used for desorption of the GaAs nanopore
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Figure 3.12 PL of InP/InGaAs pillar array etched using the recipe in the column
of Table 3.1, after regrowth in GSMBE with 200 nm InP. Part (a) shows room
temperature PL of the starting QW sample, the pillars before regrowth, and the
pillars after regrowth. Part (b) shows the 77 K PL of the pillars before regrowth and
the pillars after regrowth (the starting QW PL exceeds the dynamic range of the PL
system).
pieces. The Figure 3.13 shows that the thermal desorption step causes visible dis-
tortions to the morphology of the InP/InGaAs pillars. The desorption with atomic
hydrogen causes no visible changes to the morphology, but PL measurements will be
taken to see if the optical properties are changed.
Figure 3.13 AFM images illustrating the eects of desorption of InP/InGaAs pillars
samples in SSMBE. The three images show the pillar morphology before desorption, a
piece subjected to InP thermal desorption, and a piece subjected to atomic hydrogen-
assisted desorption. Each AFM image is 1 m on a side.
Study of the MBE regrowth on top of InP/InGaAs pillars has begun with mixed
results. The regrowth dramtically improves the luminous eciency of the pillars as
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expected, but the problems remaining with the desorption step will denitely have






In conclusion, this thesis describes two novel fabrication pathways to create QD
lasers. We introduced both the regrown QD pathway and the pillar QD pathway, and
explained their possible application to quantum dot optoelectronics. Both represent
a novel way to apply soft NIL patterning technology to optoelectronics. The soft NIL
technology opens new opportunities in QD-based optoelectronics by providing a low-
cost, high-throughput alternative to the serial nanolithography used in the past for
reaching the small feature sizes necessary for these structures. More development
is needed in both pathways. This thesis has laid out the next step to solve the
remaining problems with each. Once this is nished, these techniques hold great
promise to fabricate high-performance quantum dot lasers.
4.2 Future Work
The goal of the thesis research is simple: make a laser and evaluate it. To elaborate,
the goal is to prove the feasibility of this approach using soft NIL by making a laser
using the regrown QDs pathway, the pillar QDs pathway, or both. The laser will
then be subjected to electrical and optical tests to evaluate its performance com-
pared to other technologies, diagnose its weaknesses, and explain these performance
characteristics in terms of the structure and design of the device. Creating and
testing simple edge-emitting lasers is a good way to evaluate whether the technology
described in this proposal ought to be used for optoelectronics processing. Analyzing
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the performance characteristics will show what weaknesses the technology has and
suggest how to correct them. This will place later researchers in a good position
to exploit the technology described in this dissertation to create more complicated
laser structures and eventually entirely novel devices.
4.2.1 Regrown QDs
To complete the regrown QD part of the plan, the active region must be placed
inside the waveguide layer of an edge-emitting laser design. Also, the optimization
of the cleaning and oxide desorption steps before MBE regrowth will be completed,
and we will explore using shadow evaporation to create smaller GaAs nanopores.
Figure 4.1 shows a diagram of the complete laser structure that is proposed. The
design is a simple double heterostructure (DH) design with separate connement
heterostructure (SCH) design for the waveguide layer. The MBE growth will be
conducted in two steps. The bottom half is grown in the SSMBE up to the point
shown in the gure (halfway through the waveguide layer). Then the processing is
carried out as described earlier in the dissertation to create a GaAs nanopore array
on the surface, clean the sample, and desorb the native oxide inside the SSMBE
chamber. MBE growth of the remainder of the laser structure is carried out in
SSMBE. Finally, the sample will be removed and processed into edge-emitting laser
bars using standard laser processing. More specically, photolithography and metal
evaporation will be used to add a bottom contact and prepare top contacts in a
gain-guided laser conguration. Then the sample will be cleaved into laser bars and
tested.
The primary challenge for making a laser using the regrown QD approach is
identied by data showing that capped SCQD arrays have negligible PL intensity.
Obviously, a laser is impossible until this problem is solved. The main objective and
next step for this approach is to solve this problem.
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Figure 4.1 Proposed layer structure for producing an edge-emitting laser with re-
grown QDs active region.
The primary strategy to attack this problem is to make 100 nm pitch SCQD
arrays. Earlier we found evidence that using GaAs templates with smaller holes can
lead to stronger PL, more uniform QD size, smaller QDs, and moreover that smaller
SCQDs than are obtained with the base process will luminesce even when capped.
This is by far the most promising approach to achieve luminescence from capped
SCQD arrays, and also has the advantage of higher QD areal density compared to
the 200 nm pitch pattern.
The current status of the proposed work to make a regrown QD laser has the
laser structure designed (Figure 4.1) and the bottom half of the laser structure
already grown. As discussed earlier, the cleaning process must be improved so that
the regrown QD PL intesity will improve. As far as the 100 nm pitch process
development, the master template has been acquired, we improved mold-making
techniques to achieve good molds, and rudimentary transfer of the pattern to a
GaAs substrate, making a 100 nm pitch GaAs template, has been achieved (see
Figures 2.20 and 2.21). The next steps are improving the pattern delity of the 100
nm pitch GaAs template, and proceeding immediately afterward to experiments on
regrowth of SCQDs. The regrowth conditions may need tuning to get good results
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on a sample with dierent hole size and pitch.
4.2.2 Pillar QDs
To complete the pillar QD part of the plan, the overriding task is also to place the
regrown active region inside the waveguide layer of an edge-emitting laser design.
However, before the laser fabrication can be nished, there is work to be done on
the cleaning and desorption steps, including investigation of sulde passivation to
improve the quality of the regrowth interface.
Figure 4.2 shows a diagram of the complete proposed laser structure. The design
is really virtually identical to the one for a proposed regrown QD laser. It is again
a standard DH design including a SCH. The MBE growth will be conducted in two
steps in a similar fashion as well. The bottom half is grown in the GSMBE up
to the point shown in the gure (halfway through the waveguide layer). Then the
processing is carried out as described earlier in the proposal to create a InP/InGaAs
pillar array on the surface, clean the sample, and desorb the native oxide inside the
SSMBE chamber. MBE growth of the remainder of the laser structure will be carried
out in SSMBE or GSMBE. Finally, the sample will be removed and processed into
edge-emitting laser bars with a gain-guided laser design as for the regrown QDs laser
proposal.
Early investigations and the literature suggest that adding a sulde passivation
step before regrowth may help improve the luminous eciency of the pillar QDs,
which is the reason that was included as part of this proposal. Sulde passivation
means treating the InP pillars sample chemically so that many of the dangling bonds
on the surface are bonded to S atoms. The S atoms may take the place of native
oxide and are easier to remove by thermal desorption. Thus, eective sulde pas-
sivation may ensure that a more gentle or lower temperature desorption step will
remove all of the native oxide or contamination: things that will harm the luminous
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Figure 4.2 Proposed layer structure for producing an edge-emitting laser with pillar
QDs active region.
eciency of the QDs if left at the regrowth interface. The sulde passivation is
usually accomplished by immersing the semiconductor piece in ammonium sulde,
(NH4)2S.
In our experiment a sample of InP pillars prepared using the base process was
immersed in (NH4)2S for 10 minutes. Then it was removed and blown dry with dry
N2. Figure 4.3 shows the PL measured after the ammonium sulde treatment and
that measured from an untreated piece, taken at 77 K and room temperature. The
PL spectrum shape is unchanged, and at 77 K the PL intensity is unchaged with
the ammonium sulde treatment. However, the ammonium sulde treatment causes
a dramatic increase in room temperature PL intensity. This early data shows the
ammonium sulde treatment deserves further investigation, particularly since room
temperature performance of the nished laser is of greatest interest. This PL data
only measures the eect of ammonium sulde on bare InP pillars; it remains to be
seen whether it will improve the PL after InP is regrown on top, but the science says
it should help.
The next steps for the pillar QD pathway are, rst, to make some more pillar
array samples, and second, to do more experiments on the regrowth. The sulfur
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Figure 4.3 PL data comparing a pillar QDs array produced in the usual way before
and after treatment with (NH4)2S. Part (a) shows room temperature PL and part
(b) shows 77 K PL.
passivation is attractive as a possible way to multiply the PL intensity with a simple
and quick step. But other work needs to be done as well, including optimizing the
cleaning conditions before regrowth, optimizing the in situ atomic hydrogen cleaning
process, and optimizing the regrowth step and regrown material design themselves.
These steps are all key to learning how to regrow on top of the pillar array while
maintaining strong PL, after which no known technical challenges remain before
a QD laser can be prepared. However it is also worth investigating other possible
improvements to the process, including investigating whether selective wet etching of
the InGaAs sidewalls after ICP-RIE can improve optical performance after regrowth,
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